

UNIVERSITY OF KWAZULU-NATAL
School of Engineering
MAIN EXAMINATIONS: JUNE 2014
SUBJECT; COURSE and CODE: **Digital Systems**: ENEL3DSH1

PAPER: 1

DURATION: Three hour

TOTAL MARKS: 100

Internal Examiners: Dr. T. Walingo, Mr. B. Naidoo
External Examiner: Dr Ling Cheng

Instructions:

Answer in ink, diagrams may be drawn in pencil. This question paper contains a total of 15 pages

There are three sections:

Section A (20%)	Answer on MCQ sheet – indicate student number and seat number
Section B (40%)	Answer <i>in a separate book</i> that is clearly marked " Section B " on the cover
Section C (40%)	Answer <i>in a separate book</i> that is clearly marked " Section C " on the cover

Please provide clear and **concise** answers.

The correct and effective use of comments is encouraged.

Please plan your solution and write legibly. **A neat answer indicates clear thinking.**

Note: ATmega32 datasheet excerpt appended to this paper.

SECTION A – GENERAL MULTIPLE CHOICE

There are 20 MCQ questions based on the AVR family of microcontrollers. Please answer all these questions. Each question is worth 1 mark and there is no negative marking. Please follow instructions on the MCQ answer sheet.

1. Which of the following reserves and defines a byte of memory? Choose one.
a) .db b) .byte c) .dw d) none of these
2. Which of the following is an assembler directive and not an instruction? Choose one.
a) .db b) .dw c) .byte d) .set e) all of these
3. Which of the following instructions cannot have arguments?
a) com b) out c) nop d) lpm e) none of these
4. What flag or flags can the BREQ instruction set?
a) Z b) C c) S d) Z and S e) none
5. Which one of the following 4 options is used to reduce the size of the program in CSEG?
a) Macros b) Callable subprograms c) Interrupts d) none of these

6. The PUSH instruction...

- i) decrements SP, ii) deletes/removes data from a register
- iii) copies register data to the stack, iv) increments SP and v) modifies a general register

Which of the above are true?

- a) i, ii & iii
- b) i, iii & v
- c) iii, iv & v
- d) i & iii
- e) iii & iv

7. The RET instruction...

- a) increments SP
- b) increments SP twice
- c) decrements SP
- d) decrements SP twice
- e) does not modify SP

8. Which of the following will clear the upper nibble in r16 and preserve the lower nibble?

- a) andi r16, 15
- b) andi r16, 0b11110000
- c) ldi r16, 0b00001111
- d) ori r16, \$0F
- e) ori r16, \$F0

9. What is the correct representation of the number -5 in 4-bit 2's complement?

- a) 11111011
- b) 11110110
- c) 1011
- d) 00000101
- e) 1010

10. In the ATMega32, the RJMP is able to jump from any location to any other location in CSEG.

- a) True
- b) False

11. How should you configure Port X pin n (PORTX.n) as input.

- a) Write a zero on PORTX.n
- b) Write a one on PORTX.n
- c) Write a zero on DDRX.n
- d) Write a one on DDRX.n

12. Which one is not true about LCD's with regard to interfacing to ATMEGA32

- (a) can use the four bit mode
- (b) can use the eight bit mode
- (c) used only in the two lines mode
- (d) most LCD's contains an on chip hardware driver interface

13. Which Port X pin n (PORTX.n) is used as an external clock for TMR0

- a) PORTD.1
- b) PORTB.0
- c) PORTD.4
- d) none of the above

14. Which interrupt has the lowest priority among the interrupts below?

- (a) SPI STC
- (b) INT2
- (c) TIMER0 OVF
- (d) INT0

15. Which one will not make an ATmega32 microcontroller to reset?

- a) Brown out
- b) Power on
- c) Logic one on pin 9
- d) Watchdog time expiry

16. In serial communication, if there is no data transfer, the high line is called

- a) Space b) Mark c) Start d) None of the above

17. Context saving is saving..

- (a) only the status register before a new task (b) pushing the return address to the stack
(c) all important registers before a new task (d) popping the return address from the stack

18. Which of the following would you least use for counting events using ATmega32?

- (a) Input capture mode (b) Connection to T0 pin (c) Using INT0 (d) Connection to INT1

19. Which one is an external interrupt

- (a) USART TXC (b) INT1 (c) TIMER0 OVF (d) TIMER1 COMPB

20. What would happen if **Reti** is replaced by **Ret** in an interrupt service routine?

- (a) The return address would not be popped from stack (b) The GIE would not be set
(c) The GIE would be set (d) The return address would be pushed to the stack

SECTION B – AVR CORE AND ASSEMBLY

Please answer this section in a separate book that is titled “Section B” on the front cover.
All questions in this section are compulsory. This section is worth 40 marks.

QUESTION B1:

[12]

Write a complete assembly program for the ATMega32 that does the following:

1. Read in 4 bytes from Port C
2. Then write the 4 bytes to Port D in reverse order
3. Repeat from step 1


The program must run as fast as possible. Do not use timers or delay loops.

Mark breakdown: Code setup phase [6], main loop [4], comments [2]

QUESTION B2:

[20]

Assume that port C of an ATMega32 is connected to 8 LEDs arranged in a ring as follows:



Instructions:

1. Write an ATmega32 program that displays a circular running light. Only one LED may be on at any time.
2. The LEDs are all connected in an active high fashion.
3. The sequence must be stored in an 8-byte lookup table in CSEG.
4. **The light starts at C.4 and rotates clockwise.** Before writing the code, carefully determine the 8 sequential table values. These must be represented in hexadecimal. Draw 8 of the above diagrams, one for each stage. At each stage, colour in the single LED that is on, and show what HEX value should be stored in the table.
5. The code must use timer 0 overflow interrupt to control the sequence speed. After each overflow, the sequence should advance to the next table value. When the last value has been displayed, the process must repeat.
6. The timer clock source must run at system clock speed.
7. Please comment effectively.

Mark breakdown: Table description [4], setup and main loop code [8], ISR [6], comments [2]

QUESTION B3:

[8]

mainloop:	Syntax:	Operands:	Program Counter:
nop	(i) RJMP k	-2K ≤ k < 2K	PC ← PC + k + 1
16-bit Opcode:			
1100 kkkk kkkk kkkk			

What is the opcode for the above statement? Clearly describe how k and the opcode are determined [4 marks]. Show all working [4 marks].

SECTION C – AVR PERIPHERAL SYSTEMS

Please answer this section in a separate book that is titled “**Section C**” on the front cover. This section is worth 40 marks. If a value for a particular parameter, e.g. prescaler, is not given, choose yours and indicate it.

QUESTION C1

[20]

- a) Assume you have a temporary register “**Temp**” already defined in the header file. Write instructions for the ATmega 32 to do the following: [10]
- i) Clear TOV0 flag [2]
 - ii) Stops TMR0 [2]
 - iii) Make INT0 falling edge triggered [2]
 - iv) Enable master SPI communication with clock frequency scaled by 16 [2]
 - v) Enables the microcontroller to record the value of TCNT1 in normal mode at the rising edge of a signal on ICP1 without a prescaler. [2]
- b) A system consists of an ATmega32 connected to a computer through the USART serial port. The computer is running HyperTerminal. You are required to write a **polling** based assembler program for the system that continuously sends a text message, “**TESTING**” to the PC. For clock frequency of 8MHz, baud rate of 1200bps in normal mode, data framing of 1 start bit, 8 bits, odd parity, two stop bits and LSB first: [10]
- i) Determine the hexadecimal value to be loaded in the **UCSRB** [2]
 - ii) Determine the hexadecimal value to be loaded in the **UCSRC** [2]
 - iii) Determine the hexadecimal value to be loaded in the **UBRRH and UBRL** [2]
 - iv) Write the subroutine “**TRANSMIT**” that sends **each** of the letters in the text message “**TESTING**” to the computer stored in a defined temporary file “**Temp**”. An additional mark will be awarded for well commented code. [4]

QUESTION C2

[20]

It is intended to design an intrusion alert system. You are equipped with the following:

- A 4 MHz clocked ATmega32. Note, datasheet excerpt appended to this paper
- An intrusion sensor fed to PORTD.3 that sends a high to low pulse when activated
- A piezo speaker sounded for 5 seconds by putting a 100 Hz square wave signal on PORTB.3

You are required to use Timer0 in CTC for the square wave generation and Timer1 overflow interrupt for the 5 seconds delay. Assume a prescaler setting of 1024.

- a) Determine the following: [10]

-
- i) The best way to interface the sensor to the microcontroller and the configuration registers with their hexadecimal values for your sensor interface. [3]
 - ii) The configuration registers and their hexadecimal values for Timer1 to generate a 5 seconds delay in the normal overflow mode. [5]
 - iii) The configuration registers and their hexadecimal values for Timer0 to generate a 100 Hz square wave in the CTC mode on PORTB.3. [2]
- b) Write the assembler code to implement this system. [10]

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND LOGIC INSTRUCTIONS					
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rd,K	Add Immediate to Word	$Rd:Rd \leftarrow Rd:Rd + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rd,K	Subtract Immediate from Word	$Rd:Rd \leftarrow Rd:Rd - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow \$00 - Rd$	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \wedge Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow \$FF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll< 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) \ll< 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll< 1$	Z,C	2
BRANCH INSTRUCTIONS					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
RET		Subroutine Return	$PC \leftarrow \text{Stack}$	None	4
RETI		Interrupt Return	$PC \leftarrow \text{Stack}$	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if ($Rd = Rr$) $PC \leftarrow PC + 2$ or 3	None	1/2/3
CP	Rd,Rr	Compare	$Rd = Rr$	Z,N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	$Rd = Rr - C$	Z,N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	$Rd = K$	Z,N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if ($Rr(b)=0$) $PC \leftarrow PC + 2$ or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if ($Rr(b)=1$) $PC \leftarrow PC + 2$ or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if ($P(b)=0$) $PC \leftarrow PC + 2$ or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if ($P(b)=1$) $PC \leftarrow PC + 2$ or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if ($SREG(s)=1$) then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if ($SREG(s)=0$) then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if ($Z = 1$) then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if ($Z = 0$) then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if ($C = 1$) then $PC \leftarrow PC + k + 1$	None	1/2
BRCC	k	Branch if Carry Cleared	if ($C = 0$) then $PC \leftarrow PC + k + 1$	None	1/2
BRSH	k	Branch if Same or Higher	if ($C = 0$) then $PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	if ($C = 1$) then $PC \leftarrow PC + k + 1$	None	1/2
BRMI	k	Branch if Minus	if ($N = 1$) then $PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	if ($N = 0$) then $PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if ($(N \oplus V) = 0$) then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if ($N \oplus V = 1$) then $PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half-Carry Flag Set	if ($H = 1$) then $PC \leftarrow PC + k + 1$	None	1/2
BRHC	k	Branch if Half-Carry Flag Cleared	if ($H = 0$) then $PC \leftarrow PC + k + 1$	None	1/2
BRTS	k	Branch if T Flag Set	if ($T = 1$) then $PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	if ($T = 0$) then $PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if ($V = 1$) then $PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if ($V = 0$) then $PC \leftarrow PC + k + 1$	None	1/2

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	If (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	If (I = 0) then PC \leftarrow PC + k + 1	None	1/2
DATA TRANSFER INSTRUCTIONS					
MOV	Rd, Rr	Move Between Registers	Rd \leftarrow Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1, Rd \leftarrow Rr+1, Rr	None	1
LDI	Rd, K	Load Immediate	Rd \leftarrow K	None	1
LD	Rd, X	Load Indirect	Rd \leftarrow (X)	None	2
LD	Rd, X+	Load Indirect and Post-Inc	Rd \leftarrow (X), X \leftarrow X + 1	None	2
LD	Rd, -X	Load Indirect and Pre-Dec	X \leftarrow X - 1, Rd \leftarrow (X)	None	2
LD	Rd, Y	Load Indirect	Rd \leftarrow (Y)	None	2
LD	Rd, Y+	Load Indirect and Post-Inc	Rd \leftarrow (Y), Y \leftarrow Y + 1	None	2
LD	Rd, -Y	Load Indirect and Pre-Dec	Y \leftarrow Y - 1, Rd \leftarrow (Y)	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	Rd \leftarrow (Y + q)	None	2
LD	Rd, Z	Load Indirect	Rd \leftarrow (Z)	None	2
LD	Rd, Z+	Load Indirect and Post-Inc	Rd \leftarrow (Z), Z \leftarrow Z + 1	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec	Z \leftarrow Z - 1, Rd \leftarrow (Z)	None	2
LDD	Rd, Z-q	Load Indirect with Displacement	Rd \leftarrow (Z + q)	None	2
LDS	Rd, k	Load Direct from SRAM	Rd \leftarrow (k)	None	2
ST	X, Rr	Store Indirect	(X) \leftarrow Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc	(X) \leftarrow Rr, X \leftarrow X + 1	None	2
ST	-X, Rr	Store Indirect and Pre-Dec	X \leftarrow X - 1, (X) \leftarrow Rr	None	2
ST	Y, Rr	Store Indirect	(Y) \leftarrow Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc	(Y) \leftarrow Rr, Y \leftarrow Y + 1	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec	Y \leftarrow Y - 1, (Y) \leftarrow Rr	None	2
STD	Y+q, Rr	Store Indirect with Displacement	(Y + q) \leftarrow Rr	None	2
ST	Z, Rr	Store Indirect	(Z) \leftarrow Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc	(Z) \leftarrow Rr, Z \leftarrow Z + 1	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec	Z \leftarrow Z - 1, (Z) \leftarrow Rr	None	2
STD	Z+q, Rr	Store Indirect with Displacement	(Z + q) \leftarrow Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) \leftarrow Rr	None	2
LPM		Load Program Memory	R0 \leftarrow (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd \leftarrow (Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	Rd \leftarrow (Z), Z \leftarrow Z + 1	None	3
SPM		Store Program Memory	(Z) \leftarrow R1 R0	None	-
IN	Rd, P	In Port	Rd \leftarrow P	None	1
OUT	P, Rr	Out Port	P \leftarrow Rr	None	1
PUSH	Rr	Push Register on Stack	Stack \leftarrow Rr	None	2
POP	Rd	Pop Register from Stack	Rd \leftarrow Stack	None	2
BIT AND BIT-TEST INSTRUCTIONS					
SBI	P, b	Set Bit in I/O Register	I/O(P,b) \leftarrow 1	None	2
CBI	P, b	Clear Bit in I/O Register	I/O(P,b) \leftarrow 0	None	2
LSL	Rd	Logical Shift Left	Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0	Z,C,N,V	1
LSR	Rd	Logical Shift Right	Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n) C \leftarrow Rd(7)	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1) C \leftarrow Rd(0)	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) \leftarrow Rd(n+1), n=0..6	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(3..0) \leftarrow Rd(7..4), Rd(7..4) \leftarrow Rd(3..0)	None	1
BSET	s	Flag Set	SREG(s) \leftarrow 1	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) \leftarrow 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	T \leftarrow Rrb	T	1
BLD	Rd, b	Bit load from T to Register	Rdb \leftarrow T	None	1
SEC		Set Carry	C \leftarrow 1	C	1
CLC		Clear Carry	C \leftarrow 0	C	1
SEN		Set Negative Flag	N \leftarrow 1	N	1
CLN		Clear Negative Flag	N \leftarrow 0	N	1
SEZ		Set Zero Flag	Z \leftarrow 1	Z	1
CLZ		Clear Zero Flag	Z \leftarrow 0	Z	1
SEI		Global Interrupt Enable	I \leftarrow 1	I	1
CLI		Global Interrupt Disable	I \leftarrow 0	I	1
SES		Set Signed Test Flag	S \leftarrow 1	S	1
CLS		Clear Signed Test Flag	S \leftarrow 0	S	1
SEV		Set Twos Complement Overflow	V \leftarrow 1	V	1
CLV		Clear Twos Complement Overflow	V \leftarrow 0	V	1
SET		Set T in SREG	T \leftarrow 1	T	1
CLT		Clear T in SREG	T \leftarrow 0	T	1
SEH		Set Half-Carry Flag in SREG	H \leftarrow 1	H	1
MCU CONTROL INSTRUCTIONS					
CLH		Clear Half-Carry Flag in SREG	H \leftarrow 0	H	1
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-Chip Debug Only	None	N/A

Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$0F (\$5F)	SREG	I	T	R	S	V	N	Z	C	10
\$3E (\$5E)	SPH	-	-	-	-	SP11	SP10	SP2	SP8	12
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
\$3C (\$5C)	OCR0	Timer/Counter0 Output Compare Register								
\$3B (\$5B)	ICR	INT1	INT0	INT2	-	-	-	IVSEL	IVCE	47, 67
\$3A (\$5A)	GIFR	INTF1	INTF0	INTF2	-	-	-	-	-	68
\$30 (\$50)	TIMSK	OCIE2	TOIE2	TCIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	82, 112, 130
\$36 (\$56)	TIFR	OCF2	TOV2	OCF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	83, 112, 130
\$37 (\$57)	SPMCR	SPMIE	RWWNSB	-	RWWNSRE	BLBSET	PWRT	PGRS	SPMEN	248
\$36 (\$56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWNC	TWEN	-	TWE	177
\$35 (\$55)	MUCR	SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00	32, 66
\$34 (\$54)	MUCSR	JTD	ISC2	-	JTRF	WDRF	BORF	EXTRF	PORF	40, 87, 228
\$33 (\$53)	TCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	80
\$32 (\$52)	TCNT0	Timer/Counter0 (8 Bits)								
\$31 (\$51)	OSCCAL	Oscillator Calibration Register								
	OCDR	On-Chip Debug Register								
\$30 (\$50)	SFIOR	ADTS2	ADTS1	ADTS0	-	ACME	PUD	PSR2	PSR10	56, 85, 131, 198, 215
\$2F (\$4F)	TCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	107
\$2E (\$4E)	TCR1B	ICNC1	-	WGM13	WGM12	CS12	CS11	CS10	110	
\$2D (\$4D)	TONT1H	Timer/Counter1 - Counter Register High Byte								
\$2C (\$4C)	TONT1L	Timer/Counter1 - Counter Register Low Byte								
\$2B (\$4B)	OCR1AH	Timer/Counter1 - Output Compare Register A High Byte								
\$2A (\$4A)	OCR1AL	Timer/Counter1 - Output Compare Register A Low Byte								
\$29 (\$49)	OCR1BH	Timer/Counter1 - Output Compare Register B High Byte								
\$28 (\$48)	OCR1BL	Timer/Counter1 - Output Compare Register B Low Byte								
\$27 (\$47)	ICR1H	Timer/Counter1 - Input Capture Register High Byte								
\$26 (\$46)	ICR1L	Timer/Counter1 - Input Capture Register Low Byte								
\$25 (\$45)	TCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	125
\$24 (\$44)	TCNT2	Timer/Counter2 (8 Bits)								
\$23 (\$43)	OCR2	Timer/Counter2 Output Compare Register								
\$22 (\$42)	ASSR	-	-	-	-	AS2	TON2UB	OCR2UB	TOR2UB	128
\$21 (\$41)	WDTCR	-	-	-	WDTOE	WDE	WDP2	WDP1	WDP0	42
\$20 (\$40)	UBRRH	URSEL	-	-	-	-	UBRR[11:8]			164
	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	162
\$1F (\$3F)	EEARH	-	-	-	-	-	-	EEAR9	EEAR8	19
\$1E (\$3E)	EEARL	EEPROM Address Register Low Byte								
\$1D (\$3D)	EEDR	EEPROM Data Register								
\$1C (\$3C)	EECR	-	-	-	-	EERIE	EEMME	EEWE	EERE	19
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	84
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	84
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	84
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	84
\$17 (\$37)	DORB	DOB7	DOB6	DOB5	DOB4	DOB3	DOB2	DOB1	DOB0	84
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	85
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	85
\$14 (\$34)	DORC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	85
\$13 (\$33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	85
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	85
\$11 (\$31)	DORD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	85
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	85
\$0F (\$2F)	SPDR	SPI Data Register								
\$0E (\$2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	138
\$0D (\$2D)	SPCR	SPIE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	138	
\$0C (\$2C)	UDR	USART I/O Data Register								
\$0B (\$2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	160
\$0A (\$2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCS22	RXB8	TXB8	161
\$09 (\$29)	UBRRL	USART Baud Rate Register Low Byte								
\$08 (\$28)	ACSR	ACD	ACBG	ACD	ACI	ACIE	ACIC	ACIS1	ACIS0	199
\$07 (\$27)	ADMUX	REFS1	REFSD	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	214
\$06 (\$26)	ADCSSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	216
\$05 (\$25)	ADCH	ADC Data Register High Byte								
\$04 (\$24)	ADCL	ADC Data Register Low Byte								
\$03 (\$23)	TWDR	Two-wire Serial Interface Data Register								
\$02 (\$22)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	179

Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	SREG							
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R	R	R	R/W	R/W	GICR
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	MCUCR							
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R	R	R	R	R	GIFR
Initial Value	0	0	0	0	0	0	0	0	

Table 18. Reset and Interrupt Vectors

Vector No.	Program Address ⁽¹⁾	Source	Interrupt Definition	PDIP
1	\$000 ⁽¹⁾	RESET	External Pin, Power-on Reset, Brown-out Reset, Watchdog Reset, and JTAG AVR Reset	(XCK/T0) PB0 □ 1 40 □ PA0 (ADC0) (T1) PB1 □ 2 39 □ PA1 (ADC1) (INT2/AIN0) PB2 □ 3 38 □ PA2 (ADC2) (OC0/AIN1) PB3 □ 4 37 □ PA3 (ADC3) (SS) PB4 □ 5 36 □ PA4 (ADC4) (MOSI) PB5 □ 6 35 □ PA5 (ADC5) (MISO) PB6 □ 7 34 □ PA6 (ADC6) (SCK) PB7 □ 8 33 □ PA7 (ADC7) RESET □ 9 32 □ AREF VCC □ 10 31 □ GND GND □ 11 30 □ AVCC XTAL2 □ 12 29 □ PC7 (TOSC2) XTAL1 □ 13 28 □ PC6 (TOSC1) (RXD) PD0 □ 14 27 □ PC5 (TDI) (TXD) PD1 □ 15 26 □ PC4 (TDO) (INT0) PD2 □ 16 25 □ PC3 (TMS) (INT1) PD3 □ 17 24 □ PC2 (TCK) (OC1B) PD4 □ 18 23 □ PC1 (SDA) (OC1A) PD5 □ 19 22 □ PC0 (SCL) (ICP1) PD6 □ 20 21 □ PD7 (OC2)
2	\$002	INT0	External Interrupt Request 0	
3	\$004	INT1	External Interrupt Request 1	
4	\$006	INT2	External Interrupt Request 2	
5	\$008	TIMER2 COMP	Timer/Counter2 Compare Match	
6	\$00A	TIMER2 OVF	Timer/Counter2 Overflow	
7	\$00C	TIMER1 CAPT	Timer/Counter1 Capture Event	
8	\$00E	TIMER1 COMPA	Timer/Counter1 Compare Match A	
9	\$010	TIMER1 COMPB	Timer/Counter1 Compare Match B	
10	\$012	TIMER1 OVF	Timer/Counter1 Overflow	
11	\$014	TIMER0 COMP	Timer/Counter0 Compare Match	
12	\$016	TIMER0 OVF	Timer/Counter0 Overflow	
13	\$018	SPI, STC	Serial Transfer Complete	
14	\$01A	USART, RXC	USART, Rx Complete	
15	\$01C	USART, UDRE	USART Data Register Empty	
16	\$01E	USART, TXC	USART, Tx Complete	
17	\$020	ADC	ADC Conversion Complete	
18	\$022	EE_RDY	EEPROM Ready	
19	\$024	ANA_COMP	Analog Comparator	
20	\$026	TWI	Two-wire Serial Interface	
21	\$028	SPM_RDY	Store Program Memory Ready	

Table 35. Interrupt 0 Sense Control

ISC01	ISC00	Description
0	0	The low level of INT0 generates an interrupt request.
0	1	Any logical change on INT0 generates an interrupt request.
1	0	The falling edge of INT0 generates an interrupt request.
1	1	The rising edge of INT0 generates an interrupt request.

*Interrupt Sense control for INT 1 is same as the table above except, ISC01 → ISC11, ISC00 → ISC10

Bit	7	6	5	4	3	2	1	0	TCNT0
Read/Write	R/W	TCNT0							
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	TCCR0
Read/Write	W	R/W	TCCR0						
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	TIMSK
Read/Write	R/W	TIMSK							
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	TIFR
Read/Write	R/W	TIFR							
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	TCNT1H
Bit	7	6	5	4	3	2	1	0	TCNT1L
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	
Bit	R/W	TCCR1A							
Read/Write	R/W	R/W	R/W	R/W	W	W	R/W	R/W	TCCR1A
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	TCCR1B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	TCCR1B
Initial Value	0	0	0	0	0	0	0	0	

Table 38. Waveform Generation Mode Bit Description⁽¹⁾

Mode	WGM01 (CTC0)	WGM00 (PWM0)	Timer/Counter Mode of Operation	TOP	Update of OCR0	TOV0 Flag Set-on
0	0	0	Normal	0xFF	Immediate	MAX
1	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
2	1	0	CTC	OCR0	Immediate	MAX
3	1	1	Fast PWM	0xFF	BOTTOM	MAX

Table 39. Compare Output Mode, non-PWM Mode

COM01	COM00	Description
0	0	Normal port operation, OC0 disconnected.
0	1	Toggle OC0 on compare match
1	0	Clear OC0 on compare match
1	1	Set OC0 on compare match

Table 40. Compare Output Mode, Fast PWM Mode⁽¹⁾

COM01	COM00	Description
0	0	Normal port operation, OC0 disconnected.
0	1	Reserved
1	0	Clear OC0 on compare match, set OC0 at BOTTOM, (non-inverting mode)
1	1	Set OC0 on compare match, clear OC0 at BOTTOM, (inverting mode)

Table 41. Compare Output Mode, Phase Correct PWM Mode⁽¹⁾

COM01	COM00	Description
0	0	Normal port operation, OC0 disconnected.
0	1	Reserved
1	0	Clear OC0 on compare match when up-counting. Set OC0 on compare match when downcounting.
1	1	Set OC0 on compare match when up-counting. Clear OC0 on compare match when downcounting.

Table 42. Clock Select Bit Description

CS02	CS01	CS00	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	clk _{I/O} /No prescaling
0	1	0	clk _{I/O} /8 (From prescaler)
0	1	1	clk _{I/O} /64 (From prescaler)
1	0	0	clk _{I/O} /256 (From prescaler)
1	0	1	clk _{I/O} /1024 (From prescaler)
1	1	0	External clock source on T0 pin. Clock on falling edge.
1	1	1	External clock source on T0 pin. Clock on rising edge.

Table 44. Compare Output Mode, non-PWM

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	Toggle OC1A/OC1B on compare match
1	0	Clear OC1A/OC1B on compare match (Set output to low level)
1	1	Set OC1A/OC1B on compare match (Set output to high level)

Table 45. Compare Output Mode, Fast PWM⁽¹⁾

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	WGM13:0 = 15: Toggle OC1A on Compare Match, OC1B disconnected (normal port operation). For all other WGM13:0 settings, normal port operation, OC1A/OC1B disconnected.
1	0	Clear OC1A/OC1B on compare match, set OC1A/OC1B at BOTTOM. (non-inverting mode)
1	1	Set OC1A/OC1B on compare match, clear OC1A/OC1B at BOTTOM. (inverting mode)

Table 46. Compare Output Mode, Phase Correct and Phase and Frequency Correct PWM

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	WGM13:0 = 9 or 14: Toggle OC1A on Compare Match, OC1B disconnected (normal port operation). For all other WGM13:0 settings, normal port operation, OC1A/OC1B disconnected.
1	0	Clear OC1A/OC1B on compare match when up-counting. Set OC1A/OC1B on compare match when downcounting.
1	1	Set OC1A/OC1B on compare match when up-counting. Clear OC1A/OC1B on compare match when downcounting.

Table 47. Waveform Generation Mode Bit Description⁽¹⁾

Mode	WGM13	WGM12 (CTC1)	WGM11 (PWM11)	WGM10 (PWM10)	Timer/Counter Mode of Operation	TOP	Update of OCR1x	TOV1 Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	CTC	OCR1A	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	BOTTOM	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	BOTTOM	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	BOTTOM	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICR1	BOTTOM	BOTTOM
9	1	0	0	1	PWM, Phase and Frequency Correct	OCR1A	BOTTOM	BOTTOM
10	1	0	1	0	PWM, Phase Correct	ICR1	TOP	BOTTOM
11	1	0	1	1	PWM, Phase Correct	OCR1A	TOP	BOTTOM
12	1	1	0	0	CTC	ICR1	Immediate	MAX
13	1	1	0	1	Reserved	-	-	-
14	1	1	1	0	Fast PWM	ICR1	BOTTOM	TOP
15	1	1	1	1	Fast PWM	OCR1A	BOTTOM	TOP

Table 48. Clock Select Bit Description

CS12	CS11	CS10	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	$\text{clk}_{\text{IO}}/1$ (No prescaling)
0	1	0	$\text{clk}_{\text{IO}}/8$ (From prescaler)
0	1	1	$\text{clk}_{\text{IO}}/64$ (From prescaler)
1	0	0	$\text{clk}_{\text{IO}}/256$ (From prescaler)
1	0	1	$\text{clk}_{\text{IO}}/1024$ (From prescaler)
1	1	0	External clock source on T1 pin. Clock on falling edge.
1	1	1	External clock source on T1 pin. Clock on rising edge.

Bit	7	6	5	4	3	2	1	0	SPCR
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	SPSR
Read/Write	R	R	R	R	R	R	R	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Table 56. CPOL Functionality

CPOL	Leading Edge	Trailing Edge
0	Rising	Falling
1	Falling	Rising

Table 57. CPHA Functionality

Cpha	Leading Edge	Trailing Edge
0	Sample	Setup
1	Setup	Sample

Table 58. Relationship Between SCK and the Oscillator Frequency

SPI2X	SPR1	SPR0	SCK Frequency
0	0	0	$f_{\text{osc}}/4$
0	0	1	$f_{\text{osc}}/16$
0	1	0	$f_{\text{osc}}/64$
0	1	1	$f_{\text{osc}}/128$
1	0	0	$f_{\text{osc}}/2$
1	0	1	$f_{\text{osc}}/8$
1	1	0	$f_{\text{osc}}/32$
1	1	1	$f_{\text{osc}}/64$

Bit	7	6	5	4	3	2	1	0	UCSRA
Read/Write	R	R/W	R	R	R	R	R	R/W	
Initial Value	0	0	1	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	UCSRB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	UCSRC
Read/Write	R/W								
Initial Value	1	0	0	0	0	1	1	0	

Bit	15	14	13	12	11	10	9	8	UBRRH	UBRRL
	URSEL	-	-	-	UBRR[11:8]			UBRR[7:0]		
Read/Write	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0	0	0

Table 63. UMSEL Bit Settings

UMSEL	Mode
0	Asynchronous Operation
1	Synchronous Operation

Table 65. USBS Bit Settings

USBS	Stop Bit(s)
0	1-bit
1	2-bit

Table 64. UPM Bits Settings

UPM1	UPM0	Parity Mode
0	0	Disabled
0	1	Reserved
1	0	Enabled, Even Parity
1	1	Enabled, Odd Parity

Table 67. UCPOL Bit Settings

UCPOL	Transmitted Data Changed (Output of TxD Pin)	Received Data Sampled (Input on RxD Pin)
0	Rising XCK Edge	Falling XCK Edge
1	Falling XCK Edge	Rising XCK Edge

Table 66. UCSZ Bits Settings

UCSZ2	UCSZ1	UCSZ0	Character Size
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	9-bit

Table 60. Equations for Calculating Baud Rate Register Setting

Operating Mode	Equation for Calculating Baud Rate ⁽¹⁾	Equation for Calculating UBRR Value
Asynchronous Normal Mode (U2X = 0)	$BAUD = \frac{f_{OSC}}{16(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{16BAUD} - 1$
Asynchronous Double Speed Mode (U2X = 1)	$BAUD = \frac{f_{OSC}}{8(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{8BAUD} - 1$
Synchronous Master Mode	$BAUD = \frac{f_{OSC}}{2(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{2BAUD} - 1$